3T-SAPON technique to reduce Power Consumption

Garlapati Sreeja, Kumara Shama

Research output: Contribution to journalConference articlepeer-review


Scaling down CMOS technology has rapidly improved cost, area effectiveness, switching speed of the circuits & high device reliability. However, scaling has an immense impact on static power consumption in VLSI circuits. For battery operating applications higher power dissipation is not desirable because it reduces the efficiency and cooling effects of the battery. Thus, designing a low-power consuming circuit has become the major criteria in circuit designs. A new circuit model called 3T-SAPON is designed to reduce static power consumption. 3T-SAPON technique power consumption has been reduced around 45%. Using this technique inverter, NAND are implemented and compared with some of the existing standard techniques like LCNT, LECTOR, ONOFIC and SAPON. All these circuits are simulated in Cadence 90nm technology.

Original languageEnglish
Article number012030
JournalJournal of Physics: Conference Series
Issue number1
Publication statusPublished - 2023
Event2nd International Conference on Artificial Intelligence, Computational Electronics and Communication System, AICECS 2023 - Manipal, India
Duration: 16-02-202317-02-2023

All Science Journal Classification (ASJC) codes

  • Physics and Astronomy(all)


Dive into the research topics of '3T-SAPON technique to reduce Power Consumption'. Together they form a unique fingerprint.

Cite this