A 3-Φ switched-capacitor-based multilevel inverter with reduced voltage stress and part count

Kasinath Jena, Krishna Kumar Gupta, Dhananjay Kumar, Niraj Kumar Dewangan, Subash Ranjan Kabat

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

This article presents a novel 3-Φ inverter that operates from a single direct current source and is based on the idea of switched-capacitor (SC) techniques. Each phase leg of the proposed topology (PT) consists of eight switches, two capacitors, and a diode. This configuration enables the generation of seven levels (line-to-line) voltage waveforms. The proposed design has several advantages, such as the capacitors’ natural balancing, the ability to boost, minimum voltage stresses on the power switches, and fewer switching components. When compared to the conventional two-stage design, single-stage dc–ac power converters with boost capabilities present an intriguing option. This paper introduces a novel boost-type inverter for use in a wide variety of applications, including rolling mills, fans, pumps, maritime appliances, mining, tractions, and more. The study explains the proposed design, principle, control mechanism, and loss analysis in great depth. The advantages of the PT have been demonstrated through comparison with recently published SC topologies. Finally, a 1550-W downscale prototype is used to experimentally verify its viability and performance, with an estimated efficiency of around 96.6%.

Original languageEnglish
JournalElectrical Engineering
DOIs
Publication statusAccepted/In press - 2023

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Applied Mathematics

Fingerprint

Dive into the research topics of 'A 3-Φ switched-capacitor-based multilevel inverter with reduced voltage stress and part count'. Together they form a unique fingerprint.

Cite this