A Hybrid Design for Low-Power Fault Tolerant One-Bit Full Adder for Neural Network Applications

  • C. Raji*
  • , S. N. Prasad
    • *Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Fingerprint

Dive into the research topics of 'A Hybrid Design for Low-Power Fault Tolerant One-Bit Full Adder for Neural Network Applications'. Together they form a unique fingerprint.

INIS

Engineering