Skip to main navigation Skip to search Skip to main content

A multilevel inverter structure with open circuit fault-tolerant capability

  • Niraj Kumar Dewangan*
  • , Tarun Kumar Tailor
  • , Rekha Agrawal
  • , Pallavee Bhatnagar
  • , Krishna Kumar Gupta
  • *Corresponding author for this work

    Research output: Contribution to journalArticlepeer-review

    Abstract

    Modularity, efficiency, power quality, and high reliability are the attractive advantages of multilevel inverters (MLIs). But it has limitations in terms of an increased number of semiconductor devices as compared to conventional 2-level inverters. In this paper, a fault-tolerant single-phase 5-level MLI configuration is proposed. The proposed fault-tolerant configuration of the MLI can significantly improve its reliability while maintaining the modularity of its software implementation. Examination, design, and implementing thought for both normal and abnormal operating situations of the proposed MLI are presented in this paper. The feasibility of the proposed fault-tolerant MLI is verified by simulation in MATLAB/Simulink environment and experimental results in a laboratory prototype.

    Original languageEnglish
    Pages (from-to)1613-1628
    Number of pages16
    JournalElectrical Engineering
    Volume103
    Issue number3
    DOIs
    Publication statusPublished - 06-2021

    All Science Journal Classification (ASJC) codes

    • Electrical and Electronic Engineering
    • Applied Mathematics

    Fingerprint

    Dive into the research topics of 'A multilevel inverter structure with open circuit fault-tolerant capability'. Together they form a unique fingerprint.

    Cite this