A novel low power and reduced transistor count magnetic arithmetic logic unit using hybrid STT-MTJ/CMOS Circuit
- Prashanth Barla
- , Vinod Kumar Joshi*
- , Somashekara Bhat
*Corresponding author for this work
Research output: Contribution to journal › Article › peer-review
38
Link opens in a new tab
Citations
(Scopus)