ASIC Design and Implementation of a Power-Delay Product Optimized Arithmetic Operational Unit

Tanya Mendez*, Subramanya G. Nayak

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The architectural design of a 16-bit arithmetic operational unit that has an optimized power-delay product is introduced using the technique of iterative carry-save addition and error-tolerant addition. The incorporation of Low-Power Selector Based Error-Tolerant Adders in the design and implementation of the iterative carry-save adder and multiplier enhances the speed and lowers the power consumption. The proposed arithmetic operational unit is modelled using Verilog hardware description language. The ASIC implementation and synthesis is performed using Cadence Genus tool with 45 and 90 nm gpdk standard technology libraries. A considerable reduction was noticed in the power, delay, and PDP of the proposed arithmetic operational unit.

Original languageEnglish
Title of host publicationProceedings of IEEE International Conference on Modelling, Simulation and Intelligent Computing, MoSICom 2023
EditorsJagadish Nayak, Vilas H Gaidhane, Nilesh Goel
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages59-64
Number of pages6
ISBN (Electronic)9798350393415
DOIs
Publication statusPublished - 2023
Event2023 IEEE International Conference on Modelling, Simulation and Intelligent Computing, MoSICom 2023 - Dubai, United Arab Emirates
Duration: 07-12-202309-12-2023

Publication series

NameProceedings of IEEE International Conference on Modelling, Simulation and Intelligent Computing, MoSICom 2023

Conference

Conference2023 IEEE International Conference on Modelling, Simulation and Intelligent Computing, MoSICom 2023
Country/TerritoryUnited Arab Emirates
CityDubai
Period07-12-2309-12-23

All Science Journal Classification (ASJC) codes

  • Artificial Intelligence
  • Computer Science Applications
  • Hardware and Architecture
  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering
  • Modelling and Simulation

Fingerprint

Dive into the research topics of 'ASIC Design and Implementation of a Power-Delay Product Optimized Arithmetic Operational Unit'. Together they form a unique fingerprint.

Cite this