Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA

Priyanandini Das; Pranose J. Edavoor; Sithara Raveendran; Sunil Rathore; Amol D. Rahulkar

doi:10.1109/ISED.2017.8303928

Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA

Priyanandini Das
, Pranose J. Edavoor
, Sithara Raveendran
, Sunil Rathore
, Amol D. Rahulkar

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

This paper analyses the performance of a PID controller for a servomotor system which is based on Wavelet as opposed to conventional PID controller. First, the orthogonal wavelet filter bank has been obtained. For decomposing the error signal(difference between reference and actual speed of servomotor system) at different sub-bands, wavelet filter bank is used. These sub-bands have been scaled by selecting optimized gains in order to minimize the error. After adding the resultant sub-bands together and the control signal is generated for the servomotor system. The simulation results show the superiority of the wavelet-based PID controller over existing PID controller for different conditions and also the Multiresolution (MRPID) controller is implemented on FPGA and the filter characteristics is compared with the MATLAB simulation.

Original language	English
Title of host publication	2017 7th International Symposium on Embedded Computing and System Design, ISED 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1-6
Number of pages	6
ISBN (Electronic)	9781538630327
DOIs	https://doi.org/10.1109/ISED.2017.8303928
Publication status	Published - 02-07-2017
Event	7th International Symposium on Embedded Computing and System Design, ISED 2017 - Durgapur, India Duration: 18-12-2017 → 20-12-2017

Publication series

Name	2017 7th International Symposium on Embedded Computing and System Design, ISED 2017
Volume	2018-January

Conference

Conference	7th International Symposium on Embedded Computing and System Design, ISED 2017
Country/Territory	India
City	Durgapur
Period	18-12-17 → 20-12-17

All Science Journal Classification (ASJC) codes

Computer Science Applications
Hardware and Architecture
Control and Optimization
Instrumentation

Access to Document

10.1109/ISED.2017.8303928

Cite this

Das, P., Edavoor, P. J., Raveendran, S., Rathore, S., & Rahulkar, A. D. (2017). Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA. In 2017 7th International Symposium on Embedded Computing and System Design, ISED 2017 (pp. 1-6). (2017 7th International Symposium on Embedded Computing and System Design, ISED 2017; Vol. 2018-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISED.2017.8303928

Das, Priyanandini ; Edavoor, Pranose J. ; Raveendran, Sithara et al. / Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA. 2017 7th International Symposium on Embedded Computing and System Design, ISED 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 1-6 (2017 7th International Symposium on Embedded Computing and System Design, ISED 2017).

@inproceedings{5f517550dfeb426d84192a978d37c424,

title = "Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA",

abstract = "This paper analyses the performance of a PID controller for a servomotor system which is based on Wavelet as opposed to conventional PID controller. First, the orthogonal wavelet filter bank has been obtained. For decomposing the error signal(difference between reference and actual speed of servomotor system) at different sub-bands, wavelet filter bank is used. These sub-bands have been scaled by selecting optimized gains in order to minimize the error. After adding the resultant sub-bands together and the control signal is generated for the servomotor system. The simulation results show the superiority of the wavelet-based PID controller over existing PID controller for different conditions and also the Multiresolution (MRPID) controller is implemented on FPGA and the filter characteristics is compared with the MATLAB simulation.",

author = "Priyanandini Das and Edavoor, \{Pranose J.\} and Sithara Raveendran and Sunil Rathore and Rahulkar, \{Amol D.\}",

note = "Publisher Copyright: {\textcopyright} 2017 IEEE.; 7th International Symposium on Embedded Computing and System Design, ISED 2017 ; Conference date: 18-12-2017 Through 20-12-2017",

year = "2017",

month = jul,

day = "2",

doi = "10.1109/ISED.2017.8303928",

language = "English",

series = "2017 7th International Symposium on Embedded Computing and System Design, ISED 2017",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1--6",

booktitle = "2017 7th International Symposium on Embedded Computing and System Design, ISED 2017",

address = "United States",

}

Das, P, Edavoor, PJ, Raveendran, S, Rathore, S & Rahulkar, AD 2017, Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA. in 2017 7th International Symposium on Embedded Computing and System Design, ISED 2017. 2017 7th International Symposium on Embedded Computing and System Design, ISED 2017, vol. 2018-January, Institute of Electrical and Electronics Engineers Inc., pp. 1-6, 7th International Symposium on Embedded Computing and System Design, ISED 2017, Durgapur, India, 18-12-17. https://doi.org/10.1109/ISED.2017.8303928

Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA. / Das, Priyanandini; Edavoor, Pranose J.; Raveendran, Sithara et al.
2017 7th International Symposium on Embedded Computing and System Design, ISED 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 1-6 (2017 7th International Symposium on Embedded Computing and System Design, ISED 2017; Vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA

AU - Das, Priyanandini

AU - Edavoor, Pranose J.

AU - Raveendran, Sithara

AU - Rathore, Sunil

AU - Rahulkar, Amol D.

PY - 2017/7/2

Y1 - 2017/7/2

N2 - This paper analyses the performance of a PID controller for a servomotor system which is based on Wavelet as opposed to conventional PID controller. First, the orthogonal wavelet filter bank has been obtained. For decomposing the error signal(difference between reference and actual speed of servomotor system) at different sub-bands, wavelet filter bank is used. These sub-bands have been scaled by selecting optimized gains in order to minimize the error. After adding the resultant sub-bands together and the control signal is generated for the servomotor system. The simulation results show the superiority of the wavelet-based PID controller over existing PID controller for different conditions and also the Multiresolution (MRPID) controller is implemented on FPGA and the filter characteristics is compared with the MATLAB simulation.

AB - This paper analyses the performance of a PID controller for a servomotor system which is based on Wavelet as opposed to conventional PID controller. First, the orthogonal wavelet filter bank has been obtained. For decomposing the error signal(difference between reference and actual speed of servomotor system) at different sub-bands, wavelet filter bank is used. These sub-bands have been scaled by selecting optimized gains in order to minimize the error. After adding the resultant sub-bands together and the control signal is generated for the servomotor system. The simulation results show the superiority of the wavelet-based PID controller over existing PID controller for different conditions and also the Multiresolution (MRPID) controller is implemented on FPGA and the filter characteristics is compared with the MATLAB simulation.

UR - https://www.scopus.com/pages/publications/85050692858

UR - https://www.scopus.com/pages/publications/85050692858#tab=citedBy

U2 - 10.1109/ISED.2017.8303928

DO - 10.1109/ISED.2017.8303928

M3 - Conference contribution

AN - SCOPUS:85050692858

T3 - 2017 7th International Symposium on Embedded Computing and System Design, ISED 2017

SP - 1

EP - 6

BT - 2017 7th International Symposium on Embedded Computing and System Design, ISED 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 7th International Symposium on Embedded Computing and System Design, ISED 2017

Y2 - 18 December 2017 through 20 December 2017

ER -

Das P, Edavoor PJ, Raveendran S, Rathore S, Rahulkar AD. Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA. In 2017 7th International Symposium on Embedded Computing and System Design, ISED 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 1-6. (2017 7th International Symposium on Embedded Computing and System Design, ISED 2017). doi: 10.1109/ISED.2017.8303928

Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA

Abstract

Publication series

Conference

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this