TY - GEN
T1 - Design and Verification of Analog Integrated Circuits Using Free or Open source EDA Tools
AU - ., Guruprasad
AU - Shama, Kumara
PY - 2019/7
Y1 - 2019/7
N2 - In this paper, a design methodology for carrying out all the steps involved in a typical analog design flow, using free or open source electronic design automation [EDA] tools is proposed. Implementation of a three stage CMOS operational amplifier is chosen for demonstration. gEDA-gschem tool is utilized for schematic capture and SPICE net list generation. Electric-VLSI is a state of the art EDA tool which is used for laying out the op-amp, design rule checking [DRC], verifying layout versus schematic [LVS] and generating parasitic extracted SPICE net list. The SPICE net list are simulated with the help of versatile, electronics and electric circuit simulator, Ngspice. The scripting language provided by Ngspice is used for performing corner analysis and Monte-Carlo simulations. Simulation results reveal that the designed operational amplifier meets the desired specifications. Corner and Monte-Carlo analysis show that the op-amp is robust against process variations and mismatch.
AB - In this paper, a design methodology for carrying out all the steps involved in a typical analog design flow, using free or open source electronic design automation [EDA] tools is proposed. Implementation of a three stage CMOS operational amplifier is chosen for demonstration. gEDA-gschem tool is utilized for schematic capture and SPICE net list generation. Electric-VLSI is a state of the art EDA tool which is used for laying out the op-amp, design rule checking [DRC], verifying layout versus schematic [LVS] and generating parasitic extracted SPICE net list. The SPICE net list are simulated with the help of versatile, electronics and electric circuit simulator, Ngspice. The scripting language provided by Ngspice is used for performing corner analysis and Monte-Carlo simulations. Simulation results reveal that the designed operational amplifier meets the desired specifications. Corner and Monte-Carlo analysis show that the op-amp is robust against process variations and mismatch.
UR - https://www.scopus.com/pages/publications/85081159586
UR - https://www.scopus.com/pages/publications/85081159586#tab=citedBy
U2 - 10.1109/ICCES45898.2019.9002123
DO - 10.1109/ICCES45898.2019.9002123
M3 - Conference contribution
T3 - Proceedings of the 4th International Conference on Communication and Electronics Systems, ICCES 2019
SP - 186
EP - 191
BT - Proceedings of the 4th International Conference on Communication and Electronics Systems, ICCES 2019
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 4th International Conference on Communication and Electronics Systems, ICCES 2019
Y2 - 17 July 2019 through 19 July 2019
ER -