Design of a high-speed optical interconnect for scalable shared-memory multiprocessors

Avinash Karanth Kodi, Ahmed Louri

Research output: Contribution to journalArticlepeer-review

28 Citations (Scopus)


The architecture proposed here reduces remote memory access latency by increasing connectivity and maximizing channel availability for remote communication. It also provides efficient and fast unicast, multicast, and broadcast capabilities, using a combination of aggressively designed multiplexing techniques. Simulations show that this architecture provides excellent interconnect support for a highly scalable, high-bandwidth, low-latency network.

Original languageEnglish
Pages (from-to)41-49
Number of pages9
JournalIEEE Micro
Issue number1
Publication statusPublished - 01-01-2005
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Design of a high-speed optical interconnect for scalable shared-memory multiprocessors'. Together they form a unique fingerprint.

Cite this