Generalized switched-capacitor multilevel inverter topology with self-balancing capacitors

Kasinath Jena, Chinmoy Kumar Panigrahi, Krishna Kumar Gupta, Dhananjay Kumar, Niraj Kumar Dewangan

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


This paper presents a switched-capacitor topology with fewer switching components and reduced voltage stresses. The circuit contains eight switches and two capacitors to generate a five-level voltage waveform. This paper provides in-depth descriptions of the structural design, operation, and loss analysis. Inherently self-balanced capacitors are utilized in the proposed topology, which eliminates the need for additional charge balancing circuits and sensors. The control action was implemented using a simple logic-based multicarrier pulse width modulation (PWM) strategy. A brief comparative analysis with state-of-the-art topologies has been presented to demonstrate the merits of the developed topology. Finally, the feasibility and efficacy of the suggested topology have been evaluated using simulation and experimental testing to ensure that it is both feasible and effective.

Original languageEnglish
Pages (from-to)1617-1626
Number of pages10
JournalJournal of Power Electronics
Issue number9
Publication statusPublished - 09-2022

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Electrical and Electronic Engineering


Dive into the research topics of 'Generalized switched-capacitor multilevel inverter topology with self-balancing capacitors'. Together they form a unique fingerprint.

Cite this