Abstract
Systemverilog and SystemC are extensively used for design and Verification in VLSI industry. This paper propose a method to combine SystemVerilog and SystemC code in a single hardware/software simulation which allows design teams to leverage abstract representations of system function as it increases system simulations speed. Both languages interoperate through an intermediate layer of abstraction known as Transaction Level Models (TLMs). This paper develops Universal Verification Methodology (UVM) TLM environment for SV and SC communication in the system modeling.
Original language | English |
---|---|
Title of host publication | 2014 4th International Conference on Engineering Technology and Technopreneuship, ICE2T 2014 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 344-347 |
Number of pages | 4 |
Volume | 2014-August |
ISBN (Electronic) | 9781479946211 |
DOIs | |
Publication status | Published - 09-01-2015 |
Event | 2014 4th International Conference on Engineering Technology and Technopreneuship, ICE2T 2014 - Kuala Lumpur, Malaysia Duration: 27-08-2014 → 29-08-2014 |
Conference
Conference | 2014 4th International Conference on Engineering Technology and Technopreneuship, ICE2T 2014 |
---|---|
Country/Territory | Malaysia |
City | Kuala Lumpur |
Period | 27-08-14 → 29-08-14 |
All Science Journal Classification (ASJC) codes
- Engineering(all)
- Management of Technology and Innovation
- Computer Science Applications