High-Speed Adder Design: Propagation Delay Comparison of CMOS RCA and CLA

M. Disha; K. Preethika; Padilam Adithya Taran Yadav; Jyothsna Naveen; Arjun Sunil Rao; Jennifer Charlotte Saldanha

doi:10.1109/IATMSI68868.2026.11466296

High-Speed Adder Design: Propagation Delay Comparison of CMOS RCA and CLA

M. Disha
, K. Preethika
, Padilam Adithya Taran Yadav
, Jyothsna Naveen
, Arjun Sunil Rao
, Jennifer Charlotte Saldanha

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper presents an analysis of propagation delay (τ_p) for the static CMOS 4-bit ripple carry adder (RCA) and carry lookahead adder (CLA) using Cadence Virtuoso simulation environment with the GPDK090 technology library. The performance of both adder architectures was evaluated based on propagation delay. Simulation results show that the CLA achieves significantly lower propagation delay compared to the RCA. The carry-out delay of the RCA was observed to be 165.12 ps due to sequential carry propagation, whereas the CLA achieved a carry-out delay of 88.725 ps due to parallel carry computation. These improvements are attributed to the CLA's use of generating and propagating logic, which reduces switching activity and internal node toggling. This study confirms that CLA architecture offers superior speed and energy efficiency, making them ideal for high-performance and power-sensitive VLSI applications.

Original language	English
Title of host publication	Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9798331549701
DOIs	https://doi.org/10.1109/IATMSI68868.2026.11466296
Publication status	Published - 2026
Event	4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026 - Hybrid, Gwalior, India Duration: 12-03-2026 → 14-03-2026

Publication series

Name	Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026

Conference

Conference	4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026
Country/Territory	India
City	Hybrid, Gwalior
Period	12-03-26 → 14-03-26

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

SDG 7 Affordable and Clean Energy

All Science Journal Classification (ASJC) codes

Artificial Intelligence
Computer Science Applications
Information Systems and Management
Management, Monitoring, Policy and Law
Control and Optimization
Health Informatics

Access to Document

10.1109/IATMSI68868.2026.11466296

Cite this

Disha, M., Preethika, K., Yadav, P. A. T., Naveen, J., Rao, A. S., & Saldanha, J. C. (2026). High-Speed Adder Design: Propagation Delay Comparison of CMOS RCA and CLA. In Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026 (Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IATMSI68868.2026.11466296

Disha, M. ; Preethika, K. ; Yadav, Padilam Adithya Taran et al. / High-Speed Adder Design : Propagation Delay Comparison of CMOS RCA and CLA. Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026. Institute of Electrical and Electronics Engineers Inc., 2026. (Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026).

@inproceedings{5973254908a24fb4b828e7cb9007da6f,

title = "High-Speed Adder Design: Propagation Delay Comparison of CMOS RCA and CLA",

abstract = "This paper presents an analysis of propagation delay (τp) for the static CMOS 4-bit ripple carry adder (RCA) and carry lookahead adder (CLA) using Cadence Virtuoso simulation environment with the GPDK090 technology library. The performance of both adder architectures was evaluated based on propagation delay. Simulation results show that the CLA achieves significantly lower propagation delay compared to the RCA. The carry-out delay of the RCA was observed to be 165.12 ps due to sequential carry propagation, whereas the CLA achieved a carry-out delay of 88.725 ps due to parallel carry computation. These improvements are attributed to the CLA's use of generating and propagating logic, which reduces switching activity and internal node toggling. This study confirms that CLA architecture offers superior speed and energy efficiency, making them ideal for high-performance and power-sensitive VLSI applications.",

author = "M. Disha and K. Preethika and Yadav, \{Padilam Adithya Taran\} and Jyothsna Naveen and Rao, \{Arjun Sunil\} and Saldanha, \{Jennifer Charlotte\}",

note = "Publisher Copyright: {\textcopyright} 2026 IEEE.; 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026 ; Conference date: 12-03-2026 Through 14-03-2026",

year = "2026",

doi = "10.1109/IATMSI68868.2026.11466296",

language = "English",

series = "Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026",

address = "United States",

}

Disha, M, Preethika, K, Yadav, PAT, Naveen, J, Rao, AS & Saldanha, JC 2026, High-Speed Adder Design: Propagation Delay Comparison of CMOS RCA and CLA. in Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026. Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026, Institute of Electrical and Electronics Engineers Inc., 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026, Hybrid, Gwalior, India, 12-03-26. https://doi.org/10.1109/IATMSI68868.2026.11466296

High-Speed Adder Design: Propagation Delay Comparison of CMOS RCA and CLA. / Disha, M.; Preethika, K.; Yadav, Padilam Adithya Taran et al.
Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026. Institute of Electrical and Electronics Engineers Inc., 2026. (Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - High-Speed Adder Design

T2 - 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026

AU - Disha, M.

AU - Preethika, K.

AU - Yadav, Padilam Adithya Taran

AU - Naveen, Jyothsna

AU - Rao, Arjun Sunil

AU - Saldanha, Jennifer Charlotte

PY - 2026

Y1 - 2026

N2 - This paper presents an analysis of propagation delay (τp) for the static CMOS 4-bit ripple carry adder (RCA) and carry lookahead adder (CLA) using Cadence Virtuoso simulation environment with the GPDK090 technology library. The performance of both adder architectures was evaluated based on propagation delay. Simulation results show that the CLA achieves significantly lower propagation delay compared to the RCA. The carry-out delay of the RCA was observed to be 165.12 ps due to sequential carry propagation, whereas the CLA achieved a carry-out delay of 88.725 ps due to parallel carry computation. These improvements are attributed to the CLA's use of generating and propagating logic, which reduces switching activity and internal node toggling. This study confirms that CLA architecture offers superior speed and energy efficiency, making them ideal for high-performance and power-sensitive VLSI applications.

AB - This paper presents an analysis of propagation delay (τp) for the static CMOS 4-bit ripple carry adder (RCA) and carry lookahead adder (CLA) using Cadence Virtuoso simulation environment with the GPDK090 technology library. The performance of both adder architectures was evaluated based on propagation delay. Simulation results show that the CLA achieves significantly lower propagation delay compared to the RCA. The carry-out delay of the RCA was observed to be 165.12 ps due to sequential carry propagation, whereas the CLA achieved a carry-out delay of 88.725 ps due to parallel carry computation. These improvements are attributed to the CLA's use of generating and propagating logic, which reduces switching activity and internal node toggling. This study confirms that CLA architecture offers superior speed and energy efficiency, making them ideal for high-performance and power-sensitive VLSI applications.

UR - https://www.scopus.com/pages/publications/105036957364

UR - https://www.scopus.com/pages/publications/105036957364#tab=citedBy

U2 - 10.1109/IATMSI68868.2026.11466296

DO - 10.1109/IATMSI68868.2026.11466296

M3 - Conference contribution

AN - SCOPUS:105036957364

T3 - Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026

BT - Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 12 March 2026 through 14 March 2026

ER -

Disha M, Preethika K, Yadav PAT, Naveen J, Rao AS, Saldanha JC. High-Speed Adder Design: Propagation Delay Comparison of CMOS RCA and CLA. In Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026. Institute of Electrical and Electronics Engineers Inc. 2026. (Proceedings of the 4th IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation, IATMSI 2026). doi: 10.1109/IATMSI68868.2026.11466296

High-Speed Adder Design: Propagation Delay Comparison of CMOS RCA and CLA

Abstract

Publication series

Conference

UN SDGs

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this