Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL

Subramanya G. Nayak

doi:10.1109/ICCMC.2018.8487519

Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL

Subramanya G. Nayak^*

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Citations (Scopus)

Abstract

In the present day knowledge, there is an massive requisite of developing appropriate data communication interfaces for real time embedded systems. Field Programmable Gate Array (FPGA) gives various means, which can be programmed for constructing an effective embedded unit. The FPGA configuration is generally specified using a hardware description language (HDL). VHDL (VHSIC hardware description language) is a hardware description language used in electronic design automation to explain digital and mixed-signal structures such as field programmable gate arrays (FPGA) and integrated circuits. This work proposes a technique to design and implement a 32 bit ALU which is a digital circuit that performs arithmetic and logical operations on Xilinx ISE using VHDL.

Original language	English
Title of host publication	Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	525-529
Number of pages	5
ISBN (Electronic)	9781538634523
DOIs	https://doi.org/10.1109/ICCMC.2018.8487519
Publication status	Published - 09-10-2018
Event	2nd International Conference on Computing Methodologies and Communication, ICCMC 2018 - Erode, India Duration: 15-02-2018 → 16-02-2018

Publication series

Name	Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018

Conference

Conference	2nd International Conference on Computing Methodologies and Communication, ICCMC 2018
Country/Territory	India
City	Erode
Period	15-02-18 → 16-02-18

All Science Journal Classification (ASJC) codes

Computer Networks and Communications
Safety, Risk, Reliability and Quality
Signal Processing

Access to Document

10.1109/ICCMC.2018.8487519

Cite this

Nayak, S. G. (2018). Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL. In Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018 (pp. 525-529). Article 8487519 (Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCMC.2018.8487519

Nayak, Subramanya G. / Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL. Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 525-529 (Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018).

@inproceedings{540822812eac448ca3ff4a8be58d3372,

title = "Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL",

abstract = "In the present day knowledge, there is an massive requisite of developing appropriate data communication interfaces for real time embedded systems. Field Programmable Gate Array (FPGA) gives various means, which can be programmed for constructing an effective embedded unit. The FPGA configuration is generally specified using a hardware description language (HDL). VHDL (VHSIC hardware description language) is a hardware description language used in electronic design automation to explain digital and mixed-signal structures such as field programmable gate arrays (FPGA) and integrated circuits. This work proposes a technique to design and implement a 32 bit ALU which is a digital circuit that performs arithmetic and logical operations on Xilinx ISE using VHDL.",

author = "Nayak, \{Subramanya G.\}",

note = "Publisher Copyright: {\textcopyright} 2018 IEEE.; 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018 ; Conference date: 15-02-2018 Through 16-02-2018",

year = "2018",

month = oct,

day = "9",

doi = "10.1109/ICCMC.2018.8487519",

language = "English",

series = "Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "525--529",

booktitle = "Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018",

address = "United States",

}

Nayak, SG 2018, Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL. in Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018., 8487519, Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018, Institute of Electrical and Electronics Engineers Inc., pp. 525-529, 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018, Erode, India, 15-02-18. https://doi.org/10.1109/ICCMC.2018.8487519

Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL. / Nayak, Subramanya G.
Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 525-529 8487519 (Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL

AU - Nayak, Subramanya G.

PY - 2018/10/9

Y1 - 2018/10/9

N2 - In the present day knowledge, there is an massive requisite of developing appropriate data communication interfaces for real time embedded systems. Field Programmable Gate Array (FPGA) gives various means, which can be programmed for constructing an effective embedded unit. The FPGA configuration is generally specified using a hardware description language (HDL). VHDL (VHSIC hardware description language) is a hardware description language used in electronic design automation to explain digital and mixed-signal structures such as field programmable gate arrays (FPGA) and integrated circuits. This work proposes a technique to design and implement a 32 bit ALU which is a digital circuit that performs arithmetic and logical operations on Xilinx ISE using VHDL.

AB - In the present day knowledge, there is an massive requisite of developing appropriate data communication interfaces for real time embedded systems. Field Programmable Gate Array (FPGA) gives various means, which can be programmed for constructing an effective embedded unit. The FPGA configuration is generally specified using a hardware description language (HDL). VHDL (VHSIC hardware description language) is a hardware description language used in electronic design automation to explain digital and mixed-signal structures such as field programmable gate arrays (FPGA) and integrated circuits. This work proposes a technique to design and implement a 32 bit ALU which is a digital circuit that performs arithmetic and logical operations on Xilinx ISE using VHDL.

UR - https://www.scopus.com/pages/publications/85056386271

UR - https://www.scopus.com/pages/publications/85056386271#tab=citedBy

U2 - 10.1109/ICCMC.2018.8487519

DO - 10.1109/ICCMC.2018.8487519

M3 - Conference contribution

AN - SCOPUS:85056386271

T3 - Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018

SP - 525

EP - 529

BT - Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018

Y2 - 15 February 2018 through 16 February 2018

ER -

Nayak SG. Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL. In Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 525-529. 8487519. (Proceedings of the 2nd International Conference on Computing Methodologies and Communication, ICCMC 2018). doi: 10.1109/ICCMC.2018.8487519

Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL

Abstract

Publication series

Conference

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this