Skip to main navigation
Skip to search
Skip to main content
Manipal Academy of Higher Education, Manipal, India Home
Help & FAQ
Home
Profiles
Research units
Research output
Equipment
Search by expertise, name or affiliation
Low Power Sorters Using Clock Gating
Preethi Preethi
, K. G. Mohan
, K. Sudeendra Kumar
, K. K. Mahapatra
Research output
:
Chapter in Book/Report/Conference proceeding
›
Conference contribution
9
Citations (Scopus)
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Low Power Sorters Using Clock Gating'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Computer Science
Application Specific Integrated Circuit
50%
Bubble Sort
100%
Cloud Computing
50%
Data Center
100%
Database Management System
50%
Dynamic Power Consumption
50%
Field Programmable Gate Arrays
50%
Graphics Processing Unit
50%
Hardware Implementation
100%
Internet-Of-Things
50%
Performance Improvement
50%
Power Consumption
50%
Engineering
Application Specific Integrated Circuit
50%
Bubble Sort
100%
Cloud Computing
50%
Electric Power Utilization
100%
Field Programmable Gate Arrays
50%
Graphics Processing Unit
50%
Internet-Of-Things
50%
Performance Improvement
50%
INIS
applications
55%
bubbles
22%
clouds
11%
computer codes
11%
data
22%
design
22%
dynamics
11%
implementation
33%
internet
11%
libraries
11%
management
11%
performance
33%
power
100%
processing
11%
reduction
11%
signals
11%
sorting
100%