TY - GEN
T1 - Modeling two way concurrent buffer system using timed automata in UPPAAL
AU - Mishra, Rohit
AU - Zeeshaan, Md
AU - Singh, Sanjay
PY - 2012/12/1
Y1 - 2012/12/1
N2 - Two way buffer system is a system that exhibits transfer of data using two buffers concurrently. It includes processes that synchronize to exchange data with each other along with executing certain delays between these synchronizations. In existing Tiny two way buffer system, both generators produce packets in half duplex manner after a delay of 10 seconds. However, generator one has an initial shift of 5 seconds after which it begins sending a packet every 10 seconds. Hence, initial delay for generator one is 15 seconds and for generator two it is 10 seconds. Due to this initial shift, both generators produce packets alternatively and is deadlock free as the packets do not meet at the same time instant. Moreover, the existing system model is not concurrent and hence takes more time for packet transfer in every iteration. In this paper we have proposed a model of buffer system using an additional dummy buffer for transfer of data packets, by introducing delay in various buffers of the proposed system that speeds up the transfer of packets. As a result the transfer of data becomes concurrent, deadlock free and hence the model proposed is time efficient. To model and simulate the proposed system we have used UPPAAL as a model checking tool environment for modeling, validation and verification of real-time systems modeled as networks of timed automata. Simulation results shows that the proposed two way buffer system is fully concurrent and time efficient as compared to the existing buffer system.
AB - Two way buffer system is a system that exhibits transfer of data using two buffers concurrently. It includes processes that synchronize to exchange data with each other along with executing certain delays between these synchronizations. In existing Tiny two way buffer system, both generators produce packets in half duplex manner after a delay of 10 seconds. However, generator one has an initial shift of 5 seconds after which it begins sending a packet every 10 seconds. Hence, initial delay for generator one is 15 seconds and for generator two it is 10 seconds. Due to this initial shift, both generators produce packets alternatively and is deadlock free as the packets do not meet at the same time instant. Moreover, the existing system model is not concurrent and hence takes more time for packet transfer in every iteration. In this paper we have proposed a model of buffer system using an additional dummy buffer for transfer of data packets, by introducing delay in various buffers of the proposed system that speeds up the transfer of packets. As a result the transfer of data becomes concurrent, deadlock free and hence the model proposed is time efficient. To model and simulate the proposed system we have used UPPAAL as a model checking tool environment for modeling, validation and verification of real-time systems modeled as networks of timed automata. Simulation results shows that the proposed two way buffer system is fully concurrent and time efficient as compared to the existing buffer system.
UR - http://www.scopus.com/inward/record.url?scp=84873360461&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84873360461&partnerID=8YFLogxK
U2 - 10.1109/WICT.2012.6409193
DO - 10.1109/WICT.2012.6409193
M3 - Conference contribution
AN - SCOPUS:84873360461
SN - 9781467348041
T3 - Proceedings of the 2012 World Congress on Information and Communication Technologies, WICT 2012
SP - 846
EP - 851
BT - Proceedings of the 2012 World Congress on Information and Communication Technologies, WICT 2012
T2 - 2012 World Congress on Information and Communication Technologies, WICT 2012
Y2 - 30 October 2012 through 2 November 2012
ER -