Modified reduced delay BCD adder

C. Sundaresan; C. V.S. Chaitanya; P. R. Venkateswaran; Somashekara Bhat; J. Mohan Kumar

doi:10.1109/BMEI.2011.6098679

Modified reduced delay BCD adder

C. Sundaresan, C. V.S. Chaitanya, P. R. Venkateswaran, Somashekara Bhat, J. Mohan Kumar

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

6 Citations (Scopus)

Abstract

Current trends in the academia and industry is managing and processing a high volume of data. Most of the time is spend on converting the data from decimal to binary, processing and converting back to decimal. The direct production of decimal sum offers a significant improvement in addition over methods requiring decimal correction. Here is the proposition which will reduce the conversion and processing time. This work is the extension of Alp Arslan Bayracci and Ahmet Akkas et al of reduced delay Binary Coded Decimal (BCD) adder. In some corner case, adder design was misbehaving and has been corrected and presented.

Original language	English
Title of host publication	Proceedings - 2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011
Pages	2148-2151
Number of pages	4
Volume	4
DOIs	https://doi.org/10.1109/BMEI.2011.6098679
Publication status	Published - 2011
Event	2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011 - Shanghai, China Duration: 15-10-2011 → 17-10-2011

Conference

Conference	2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011
Country/Territory	China
City	Shanghai
Period	15-10-11 → 17-10-11

All Science Journal Classification (ASJC) codes

Biomedical Engineering
Health Informatics
Health Information Management

Access to Document

10.1109/BMEI.2011.6098679

Cite this

@inproceedings{f576420dc019467dbe5ec3b7071a344d,

title = "Modified reduced delay BCD adder",

abstract = "Current trends in the academia and industry is managing and processing a high volume of data. Most of the time is spend on converting the data from decimal to binary, processing and converting back to decimal. The direct production of decimal sum offers a significant improvement in addition over methods requiring decimal correction. Here is the proposition which will reduce the conversion and processing time. This work is the extension of Alp Arslan Bayracci and Ahmet Akkas et al of reduced delay Binary Coded Decimal (BCD) adder. In some corner case, adder design was misbehaving and has been corrected and presented.",

author = "C. Sundaresan and Chaitanya, {C. V.S.} and Venkateswaran, {P. R.} and Somashekara Bhat and Kumar, {J. Mohan}",

year = "2011",

doi = "10.1109/BMEI.2011.6098679",

language = "English",

isbn = "9781424493524",

volume = "4",

pages = "2148--2151",

booktitle = "Proceedings - 2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011",

note = "2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011 ; Conference date: 15-10-2011 Through 17-10-2011",

}

Sundaresan, C, Chaitanya, CVS, Venkateswaran, PR, Bhat, S & Kumar, JM 2011, Modified reduced delay BCD adder. in Proceedings - 2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011. vol. 4, 6098679, pp. 2148-2151, 2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011, Shanghai, China, 15-10-11. https://doi.org/10.1109/BMEI.2011.6098679

TY - GEN

T1 - Modified reduced delay BCD adder

AU - Sundaresan, C.

AU - Chaitanya, C. V.S.

AU - Venkateswaran, P. R.

AU - Bhat, Somashekara

AU - Kumar, J. Mohan

PY - 2011

Y1 - 2011

N2 - Current trends in the academia and industry is managing and processing a high volume of data. Most of the time is spend on converting the data from decimal to binary, processing and converting back to decimal. The direct production of decimal sum offers a significant improvement in addition over methods requiring decimal correction. Here is the proposition which will reduce the conversion and processing time. This work is the extension of Alp Arslan Bayracci and Ahmet Akkas et al of reduced delay Binary Coded Decimal (BCD) adder. In some corner case, adder design was misbehaving and has been corrected and presented.

AB - Current trends in the academia and industry is managing and processing a high volume of data. Most of the time is spend on converting the data from decimal to binary, processing and converting back to decimal. The direct production of decimal sum offers a significant improvement in addition over methods requiring decimal correction. Here is the proposition which will reduce the conversion and processing time. This work is the extension of Alp Arslan Bayracci and Ahmet Akkas et al of reduced delay Binary Coded Decimal (BCD) adder. In some corner case, adder design was misbehaving and has been corrected and presented.

UR - http://www.scopus.com/inward/record.url?scp=84855812858&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84855812858&partnerID=8YFLogxK

U2 - 10.1109/BMEI.2011.6098679

DO - 10.1109/BMEI.2011.6098679

M3 - Conference contribution

AN - SCOPUS:84855812858

SN - 9781424493524

VL - 4

SP - 2148

EP - 2151

BT - Proceedings - 2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011

T2 - 2011 4th International Conference on Biomedical Engineering and Informatics, BMEI 2011

Y2 - 15 October 2011 through 17 October 2011

ER -

Modified reduced delay BCD adder

Abstract

Conference

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this